Power Optimization for ASIC Design (Low power ASIC)

نویسندگان

چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Programmable Low Power ASIC for Hearing-aids

The combined company TÜRK+TÜRK ELECTRONIC GMBH (T+T) and INTERTON HÖRGERÄTE GMBH is developing, manufacturing and selling hearing-aids. T+T does the developing and manufacturing, and the subsidiary company INTERTON HÖRGERÄTE is responsible for the selling and the marketing. The company started the AE with the aim to develop an ASIC, which replaces the mechanical trimmers in the hearing-aid. Thi...

متن کامل

Smart Bit-width Allocation for Low Power Optimization in a SystemC based ASIC Design Environment1

The modern era of embedded system design is geared towards design of low-power systems. One way to reduce power in an ASIC implementation is to reduce the bit-width precision of its computation units. This paper describes algorithms to optimize the bit-widths of fixed point variables for low power in a SystemC design environment. We propose an algorithm for optimal bitwidth precision for two va...

متن کامل

Closing the Power Gap between ASIC and Custom - Tools and Techniques for Low Power Design

Bargaining with reading habit is no need. Reading is not kind of something sold that you can take or not. It is a thing that will change your life to life better. It is the thing that will give you many things around the world and this universe, in the real world and here after. As what will be given by this closing the power gap between asic custom tools and techniques for low power design, ho...

متن کامل

A Process Variation Tolerant OTA Design for Low Power ASIC Design

Technology development and continuous down scaling in CMOS fabrication makes Mixed Signal Integrated Circuits (MSIC) more vulnerable to process variation. This paper presents a well defined novel design methodology for process variability aware design by incorporating the major challenge of statistical circuit performance relating the device and circuit level variation in an accurate and effici...

متن کامل

Challenges in Clockgating for a Low Power ASIC Methodology - Low Power Electronics and Design, 1999. Proceedings. 1999 International Symposium on

Gating the clock is an important technique used in low power design to disable unused modules of a circuit. Gating can save power by both preventing unnecessary activiiy in the logic modules as well as by eliminating power dissipation in the clock distribution network.There is an inherent pitfall though in implementing gating groups for hierarchical gated clock distribution because the groups a...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of Scientific Research in Science, Engineering and Technology

سال: 2014

ISSN: 2394-4099,2395-1990

DOI: 10.32628/ijsrset18413145